Sourcelight

SFP+ 16G 1550Nm 40Km ER

SLSS-1655-ER



Overview

SLSS-1655-ER SFP+ transceivers are high performance, cost effective modules supporting data rate of 14.025Gbps and 40km transmission distance with SMF.

The transceiver consists of three sections: a Cooled EML laser transmitter, a PIN photodiode integrated with a trans-impedance preamplifier (TIA) and MCU control unit. All modules satisfy class I laser safety requirements.

The transceivers are compatible with SFP Multi-Source Agreement and SFF-8472 digital diagnostics functions.

Features

- Supports up to 14.025Gbps bit rates
- Hot-pluggable SFP+ footprint
- 1550nm Cooled EML laser and PIN photodiode
- Up to 40km for SMF transmission
- Compliant with SFP+ MSA and SFF-8472 with duplex LC receptacle
- Real Time Digital Diagnostic Monitoring
- Single +3.3V power supply
- Operating case temperature: 0 to 70 °C
- RoHS Compliant

Applications

- 4.25/8.5/14.025G Fibre channel
- Other Optical links

Ordering Information

Part Number	Product Description
SLSS-1655-ER	SFP+ 16Gbps, 1550Nm, ER 40km, 0ºC ~ +70ºC



Sourcelight

Module Functional Diagram




Figure1. Module Functional Diagram

Absolute Maximum rating

Parameters	Symbol	Min.	Max.	Unit
Power Supply Voltage	V _{cc}	-0.5	4.5	V
Storage Temperature	Тс	-40	85	°C
Relative Humidity	RH	5	85	%

Recommended Operating Condition

Parameter	Symbol	Min.	Typical	Max	Unit
Operating Case Temperature	T _c	0		70	°C
Power Supply Voltage	V _{CC}	3.135	3.30	3.465	V
Power Supply Current	I _{CC}			550	mA
Data Rate		4.25	14.025		Gb/s

Optical and Electrical Characteristics

Parameter	Symbol	Min	Typical	Max	Unit	Notes
	Transmitter					
Centre Wavelength	λc	1530	1550	1565	nm	
Spectral Width (-20dB)	Δλ			1	nm	
Side-Mode Suppression Ratio	SMSR	30	-		dB	

www.sourcelight.com.cn

Shenzhen Sourcelight Technology Co., Ltd. Tel: +86-755-81481986 Email: sales@sourcelight.com.cn



Average Output Power		-1		+3	dBm	1
Extinction Ratio		8.2			dB	
Data Input Swing Differential		180		850	mV	2
l Impedance	Z _{IN}	90	100	110	Ω	
Disable		2.0		Vcc	V	
Enable		0		0.8	V	
Fault		2.0		Vcc	V	
Normal		0		0.8	V	
		Receiv	er			
elength	λc	1260		1620	nm	
nsitivity				-14	dBm	3
verload		0.5			dBm	3
ssert	LOS _D			-15	dBm	
LOS Assert		-28			dBm	
LOS Hysteresis		0.5			dB	
Data Output Swing Differential		300		900	mV	4
	High	2.0		Vcc	V	
LOS				0.8	V	
	Ratio Differential Impedance Disable Enable Fault Normal elength sitivity erload csert ert ert	RatioERDifferentialVINImpedanceZINDisableCEnableCFaultCNormalCStitivityCerloadCssertLOSDertLOSAresisCg DifferentialVout	Ratio ER 8.2 Differential V_{IN} 180 Impedance Z_{IN} 90 Disable 2.0 2.0 Enable 0 0 Fault 2.0 0 Normal 0 0 etength Λc 1260 stitivity 1 0.5 etength LOS _D -28 etength LOS _A -28 guifferential V _{OUT} 300	Ratio ER 8.2 Differential V_{IN} 180 Impedance Z_{IN} 90 100 Disable 2.0 100 100 Enable 0 0 100 Fault 0 0 100 Normal 0 0 100 elength Λ_{C} 1260 100 stitivity 1 0 100 erload Λ_{C} 1260 100 stitivity 1 0.5 100 erload LOS _D 10.5 100 ert LOS _A -28 100 ersis 0.5 100 100	Ratio ER 8.2 Differential V_{IN} 180 850 Impedance Z_{IN} 90 100 110 Disable Z_{IN} 90 00 100 100 Disable Z_{IN} 90 00 0.3 0.8 Fault I I I I I I Normal I I I I I I elength A_{C} I I I I I stitvity I I I I I I erload I I I I I I stitvity I I I I I I erload I I I I I I stitvity I I I I I I erload <t< td=""><td>Ratio ER 8.2 Image (0, 0, 0, 0) Image (0, 0, 0) Image (0, 0, 0) Image (0, 0)</td></t<>	Ratio ER 8.2 Image (0, 0, 0, 0) Image (0, 0, 0) Image (0, 0, 0) Image (0, 0)

Notes:

1. The optical power is launched into SMF.

2. PECL input, internally AC-coupled and terminated.
 3. Measured with a PRBS 2³¹-1 test pattern @14025Mbps, BER ≤1×10⁻¹².

4. Internally AC-coupled.

Timing and Electrical

Parameter	Symbol	Min	Typical	Max	Unit
Tx Disable Negate Time	t_on			2	ms
Tx Disable Assert Time	t_off			100	μs
Time To Initialize, including Reset of Tx Fault	t_init			300	ms
Tx Fault Assert Time	t_fault			100	μs
Tx Disable To Reset	t_reset	10			μs
LOS Assert Time	t_loss_on			100	μs
LOS De-assert Time	t_loss_off			100	μs
Serial ID Clock Rate	f_serial_clock		100	400	KHz
MOD_DEF (0:2)-High	V _H	2		Vcc	V
MOD_DEF (0:2)-Low	VL			0.8	V



Diagnostics

Parameter	Range	Unit	Accuracy	Calibration
Temperature	0 to +70	°C	±3°C	Internal
Voltage	3.0 to 3.6	V	±3%	Internal
Bias Current	0 to 100	mA	±10%	Internal
TX Power	-1 to +3	dBm	±3dB	Internal
RX Power	-16 to -1	dBm	±3dB	Internal

Digital Diagnostic Memory Map

The transceivers provide serial ID memory contents and diagnostic information about the present operating conditions by the 2-wire serial interface (SCL, SDA).

The diagnostic information with internal calibration or external calibration all are implemented, including received power monitoring, transmitted power monitoring, bias current monitoring, supply voltage monitoring and temperature monitoring.

The digital diagnostic memory map specific data field defines as following.




Figure2. Digital Diagnostic Memory Map



Pin Definition

Pin	Signal Name	Description	Plug Seq.	Notes
1	V _{EET}	Transmitter Ground	1	
2	TX FAULT	Transmitter Fault Indication	3	1
3	TX DISABLE	Transmitter Disable	3	2
4	SDA	SDA Serial Data Signal	3	
5	SCL	SCL Serial Clock Signal	3	
6	MOD_ABS	Module Absent. Grounded within the module	3	
7	RSO	Not Connected	3	
8	LOS	Loss of Signal	3	3
9	RS1	Not Connected	3	
10	V _{EER}	Receiver ground	1	
11	V _{EER}	Receiver ground	1	
12	RD-	Inv. Received Data Out	3	4
13	RD+	Received Data Out	3	4
14	V _{EER}	Receiver ground	1	
15	V _{CCR}	Receiver Power Supply	2	
16	V _{CCT}	Transmitter Power Supply	2	
17	V _{EET}	Transmitter Ground	1	
18	TD+	Transmit Data In	3	5
19	TD-	Inv. Transmit Data In	3	5
20	V _{EET}	Transmitter Ground	1	

Notes:

Plug Seq.: Pin engagement sequence during hot plugging.

- TX Fault is an open collector output, which should be pulled up with a 4.7k~10kΩ resistor on the host board to a voltage between 2.0V and Vcc+0.3V. Logic 0 indicates normal operation; Logic 1 indicates a laser fault of some kind. In the low state, the output will be pulled to less than 0.8V.
- 2. Laser output disabled on TDIS >2.0V or open, enabled on TDIS <0.8V.
- 3. LOS is open collector output. Should be pulled up with 4.7k~10kΩ on host board to a voltage between 2.0V and 3.6V. Logic 0 indicates normal operation; logic 1 indicates loss of signal.
- 4. RD-/+: These are the differential receiver outputs. They are internally AC-coupled 100 differential lines which should be terminated with 100Ω (differential) at the user SERDES.
- 5. TD-/+: These are the differential transmitter inputs. They are internally AC-coupled, differential lines with 100Ω differential termination inside the module.






Figure3. Electrical Pin-out Details

Recommended Interface Circuit




Figure 4. Recommended Interface Circuit



Mechanical Specifications






Figure5. Mechanical Specifications

Shenzhen Sourcelight Technology Co., Ltd

Sourcelight Technology reserves the right to make changes to or discontinue any optical link product or service identified in this document without notice in order to improve design and/or performance. If you have any question regarding this specification sheet, please contact our sales representative or send email to <u>sales@sourcelight.com.cn</u>